In Reply to: Thanks posted by Christine Tham on October 25, 2010 at 17:25:45:
I'm doing something very similar to Ted, I'm using the smallest FPGA that Altera makes and can easily do a 1K FIR with 58 bits internal precision.
I think the issue was using FPGAs with builtin DSP "cores", you had to live with their bit limitations. But for a simple thing like an FIR you can just use the normal gates and use whatever bit depth you want.
Ted brings up an interesting point about coefficient optimization, thats something that rarely gets discussed and can be very important. Building the whole thing out of just the random gates lets you do strange things like use 28 bit coefficients.
John S.
This post is made possible by the generous support of people like you and our sponsors:
Follow Ups
- RE: Thanks - John Swenson 17:36:20 10/28/10 (1)
- RE: Thanks - PET-240 18:25:23 02/21/13 (0)