Home Computer Audio Asylum

Music servers and other computer based digital audio technologies.

RE: 1) without a doubt, #1 is digital source jitter

====
buffer and reclock the incoming S/PDIF stream so that the outgoing signal jitter is entirely dependent on the chip's driving clock.
====

I do not think that is what the paper describes. It shows an improved version of PLL with less jitter than older "conventional" methods. But the output clock is still a (less) jittery PLLed clock to keep the elastic buffer as they call their reference buffer all the time partially filled. And that is always the case if two independent clock domains are to be aligned (input SPDIF, precise clock for the receiver). IMO the only way to go is to use some form of feedback, somehow controlling the pace of the incoming data. Be it PCI via IRQs, or USB/firewire async via feedback control messages.


This post is made possible by the generous support of people like you and our sponsors:
  Sonic Craft  


Follow Ups Full Thread
Follow Ups

FAQ

Post a Message!

Forgot Password?
Moniker (Username):
Password (Optional):
  Remember my Moniker & Password  (What's this?)    Eat Me
E-Mail (Optional):
Subject:
Message:   (Posts are subject to Content Rules)
Optional Link URL:
Optional Link Title:
Optional Image URL:
Upload Image:
E-mail Replies:  Automagically notify you when someone responds.