|
Digital Drive Upsamplers, DACs, jitter, shakes and analogue withdrawals, this is it. |
For Sale Ads |
Use this form to submit comments directly to the Asylum moderators for this forum. We're particularly interested in truly outstanding posts that might be added to our FAQs.You may also use this form to provide feedback or to call attention to messages that may be in violation of our content rules.
Original Message
RE: I think the concern expressed by the original poster...
Posted by knewton on June 22, 2017 at 07:24:41:
Charles, as you correctly surmised, I was addressing synchronous interpolation digital filtering in my upthread comments. I don't disagree with your pointed criticism of ASRC. As I understand it, the main problem with ASRC solutions is the operation of the 'ratio estimator' block. This block is tasked with determining the ratio of the input to output sample rate. The resulting ratio estimation is computed by taking a running average of the two rates, which can vary or drift slightly in value over time and thus provoke artifacts. In addition, very small rate differences, where the input and output rates are nearly, but not quite, the same can also provoke ratio estimator artifacts.
Artifacts appear because the programmable filter coefficients (which are derived from the ratio estimator's computations) utilized in the rate conversion/interpolation polyphase FIR filter block are themselves interpolated values. This is done in order to compute coefficients which support arbitrary input/output ratios. One of the problem aspects of ASRC design seems to be insufficient polyphase filter coefficient precision, which is magnified in hardware based IC converters due to limited hardware resources.
Just my very much non-authoritative understanding of the underlying problems. Perhaps, someone with ASRC design expertise will add to, or correct my above basic assessment.