Home Digital Drive

Upsamplers, DACs, jitter, shakes and analogue withdrawals, this is it.

RE: Re-Clocking

Many of these external so-called re-clocking units are more correctly called re-sampling units. They utilize Asynchronous-Sample-Rate-Conversion (ASRC) technology, which alters the actual sample amplitude values in order to effectively filter jitter from the incoming signal. This process creates two independent clock domains, that of the incoming signal, and that of the re-sampled outgoing signal. There are also jitter reduction circuits which do not change the sample values yet still produce two nearly independent clock domains. These circuits typically utilize a speacialized memory function known as an asynchronous FIFO.

A DAC box might internally contain either, or none of these two effective jitter reduction technologies. In addition, there is yet another common meaning for the term re-clocking, where in a new clock domain is not created, the data and any derived synchronous clock signals are simply re-aligned to the one existing clock domain.
_
Ken Newton



Edits: 12/26/14

This post is made possible by the generous support of people like you and our sponsors:
  Analog Engineering Associates  


Follow Ups Full Thread
Follow Ups
  • RE: Re-Clocking - knewton 17:22:18 12/26/14 (0)

FAQ

Post a Message!

Forgot Password?
Moniker (Username):
Password (Optional):
  Remember my Moniker & Password  (What's this?)    Eat Me
E-Mail (Optional):
Subject:
Message:   (Posts are subject to Content Rules)
Optional Link URL:
Optional Link Title:
Optional Image URL:
Upload Image:
E-mail Replies:  Automagically notify you when someone responds.